

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Viginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/648,883	08/27/2003	Satoru Yamada	16995	4882
23389	7590 10/05/2005		EXAMINER	
	SCOTT MURPHY & P	QUINTO, KEVIN V		
SUITE 300	400 GARDEN CITY PLAZA SUITE 300 GARDEN CITY, NY 11530			PAPER NUMBER
GARDEN C				
			DATE MAILED: 10/05/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

			Y			
		Application No.	Applicant(s)			
		10/648,883	YAMADA ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Kevin Quinto	2826			
Period fo	The MAILING DATE of this communication apport Reply	pears on the cover sheet w	ith the correspondence address			
WHIC - External after - If NC - Failu Any (ORTENED STATUTORY PERIOD FOR REPL' CHEVER IS LONGER, FROM THE MAILING D. Insions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. Deperiod for reply is specified above, the maximum statutory period of the toreply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNI 36(a). In no event, however, may a will apply and will expire SIX (6) MOI , cause the application to become Al	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status						
1)⊠	1)⊠ Responsive to communication(s) filed on <u>25 July 2005</u> .					
2a)⊠	This action is FINAL . 2b) ☐ This action is non-final.					
3)□] Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.E). 11, 453 O.G. 213.			
Dispositi	ion of Claims					
4)🖂	Claim(s) 1-20 is/are pending in the application					
	4a) Of the above claim(s) is/are withdraw	wn from consideration.				
5)⊠	Claim(s) 1-7 and 9-20 is/are allowed.		dombonton			
6)⊠	Claim(s) 8 is/are rejected.					
	Claim(s) is/are objected to.		Minhloan Tran			
8)∐	Claim(s) are subject to restriction and/o	r election requirement.	Primary Examiner Art Unit 2826			
Applicati	ion Papers		Art Ollit 2020			
9)□	The specification is objected to by the Examine	er.				
10)⊠ The drawing(s) filed on <u>27 August 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority (under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
	e of References Cited (PTO-892)		Summary (PTO-413)			
3) Inform	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) ir No(s)/Mail Date		s)/Mail Date informal Patent Application (PTO-152)			

Art Unit: 2826

DETAILED ACTION

Response to Arguments

- 1. Applicant's arguments, see p.8-9 of the response, filed July 25, 2005, with respect to claims 1-5 and 10 have been fully considered and are persuasive. The rejection of claims 1-5 and 10 has been withdrawn.
- 2. Newly amended claim 8 fails to overcome the rejection under 35 U.S.C. 103(a) using the previously cited prior art references of Schwalke (USPN 5,932,919), Takashima et al. (USPN 5,953,246), Shau (USPN 6,216,246 B1), and Noble et al. (USPN 6,573,169 B2) since Takashima et al. (USPN 5,953,246) discloses P⁺ gate surface-channel NMOS containing only a P type impurity in a memory cell.
- 3. The examiner notes the newly amended title and thus hereby withdraws the objection made to the specification in the previous Office action.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Schwalke (USPN 5,932,919) in view of Takashima et al. (USPN 5,953,246) and further in view of Shau (USPN 6,216,246 B1) and further in view of Noble et al. (USPN 6,573,169 B2).

Art Unit: 2826

6. In reference to claim 8, Schwalke (USPN 5,932,919) discloses a similar device and its process of fabrication. Figure 1H of Schwalke discloses a low threshold voltage CMOS transistor pair for use in a DRAM device. The transistor on the left is an nchannel transistor with an n-type gate (26). The transistor on the right is a p-channel transistor with a gate (30) with both n-type and p-type doping. This gate (30) is mostly n-type (column 3, lines 1-6) with a higher than average concentration achieved by ion implantation (column 2, lines 54-56). Schwalke does not disclose a third transistor with a p-type polysilicon gate. However the use of such transistors in a DRAM is well known in the art. Takashima et al. (USPN 5,953,246, hereinafter referred to as the "Takashima" reference) discloses an n-type surface channel transistor with a p-type gate. Takashima discloses that such a gate allows the transistor to have a high threshold voltage (column 14, lines 17-21). Furthermore, Shau (USPN 6,216,246 B1) discloses that it is well known in the art that memory transistors have a higher threshold voltage than that of the peripheral circuitry for the benefits of higher voltage tolerance, leakage current reduction, and high performance peripheral logic circuitry (column 1, lines 41-47). In view of Shau and Takashima, it would therefore be obvious to use an nchannel transistor with a p-type gate. Takashima does not disclose the use of a polysilicon gate material for the p-type gate but the use of polysilicon as a gate material is well known in the art. Noble et al. (USPN 6,573,169 B2, hereinafter referred to as the "Noble" reference) discloses that the use of a polysilicon gate in a transistor leads to a more reliable device with superior drains and sources (column 1, lines 50-54). In view

Application/Control Number: 10/648,883 Page 4

Art Unit: 2826

of Noble, it would therefore be obvious to use polysilicon as the gate material in order to attain the benefit of a more reliable transistor.

Allowable Subject Matter

- 7. Claims 1-7 and 9-20 are allowed.
- 8. The following is a statement of reasons for the indication of allowable subject matter: the examiner is unaware of any prior art which suggests or renders obvious a method of fabricating a semiconductor device having a first p-type polysilicon gate at a first Fermi level, a first n-type polysilicon gate at a higher Fermi level than the first p-type polysilicon gate, and a second n-type polysilicon gate with both n-type and p-type doping which has a Fermi level that is between the first p-type polysilicon gate and the first n-type polysilicon gate where the dopants (both n-type and p-type) of the second n-type polysilicon gate are simultaneously activated.

Conclusion

9. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Application/Control Number: 10/648,883 Page 5

Art Unit: 2826

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kevin Quinto whose telephone number is (571) 272-1920. The examiner can normally be reached on M-F 8AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KVQ